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This paper presents the design of a new monolithic Silicon-On-Insulator
pixel sensor in 200 nm SOI CMOS technology. The main application of
the proposed pixel detector is the spectroscopy, but it can also be used for
the minimum ionizing particle (MIP) tracking in particle physics experi-
ments. For this reason few different versions of pixel cells are developed: a
source-follower based pixel for tracking, a low noise pixel with preamplifier
for spectroscopy, and a self-triggering pixel for time and amplitude mea-
surements. In addition the design of a Successive Approximation Register
Analog-to-Digital Converter (SAR ADC) is also presented. A 10-bit SAR
ADC is developed for spectroscopic measurements and a lower resolution
6-bit SAR ADC is integrated in the pixel matrix as a column ADC, for
tracking applications.
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1 Introduction
Silicon-On-Insulator (SOI) technology process is known for about thirty years. Nowa-
days, it is becoming more and more popular and in many cases it successfully competes
with the standard CMOS solutions. The SOI is very attractive for high speed and
low power applications due to reduction of parasitic capacitances when compared
with the standard CMOS technology [1]. Reducing the parasitic capacitances and
leakage currents results in limiting the power dissipation and increasing the speed
performance of the chip. Moreover, the elimination of leakage path to bulk allows
the transistors to work over a very large temperature range from 4 K to 600 K [2].
The SOI is clearly a promising technology for the imaging applications because of a
presence of the insulator - Burried Oxide Layer (BOX) - between the substrate and
the thin layer of silicon with electronics[3]. Such separation allows a flexible usage
of the substrate as a radiation sensor and the on-chip electronics as the readout and
processing circuitry.
Figure 1: A scheme of cross-section of Double SOI structure
On figure 1 the scheme of the SOI pixel structure is presented. As it was men-
tioned, the BOX separates the active silicon layer and the sensor area. The sensor
is surrounded with BPW/BNW (Burried P-Well or N-Well) layer. The main rule of
BPW/BNW is to shield the electronics from the electrical field of the sensor.
A particle passing through the substrate ionizes the medium and the electron-
hole pairs appear. The sensor is polarized, so the charges (holes in case of the n-type
sensor) flow towards the pixels and generate a signal for the readout electronics.
The main functions of the latter is to amplify, shape, sample and to transmitt off
the chip the stored signals. Since the SOI allows to produce the readout electronics
and the sensor on a one silicon wafer, thus the SOI pixel detectors are classified as
the ”monolithic” detectors, opposite to the hybrid detectors where the sensor and
electronics are produced as separate chips, bump-bonded afterwards. The SOI pixels
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achieve similar or better results than the hybrid pixels [4] [2] [5] [6] [7] [8]. The
meaningful advantage of SOI detectors is its thickness, which is significantly smaller
then for the hybrid detectors. This feature makes the SOI detectors attractive for
tracking detectors applications, where the main issue is to reduce the amount of a
material of the detector in order to decrease the Coulomb scattering.
In the year 2011 a new enhancement of the SOI technology appeared - the so-called
”Double SOI”. It consists of a thin conducting Si layer of silicon, set in the middle
of the BOX layer volume. This additional layer can take over protecting functions
of the BPW/BNW layer, eliminating a principal drawback of the BPW/BNW which
is an increased capacitance of the pixel. The additional advantage of the Double
SOI is a possible reduction of the radiation damage effects [9]. A proper potential
applied to the middle Si layer compensates transistor threshold voltage shifts caused
by an electrical field originating in positive charges induced in the BOX during the
irradiation.
Successive approximation ADC converters have the advantage of achieving high
resolution (10 bits or more) with very low power consumption [10]. Due to that the
SAR ADCs are very attractive for high conversion performance applications needed
in data acquisition systems for particle detectors, spectroscopy and other fields.
In this paper we present the current status of the SOI pixel detector development.
The first pixel detector prototype and the obtained results are presented briefly in the
second section. The third section descibes the design and architecture of new pixel
detector prototypes, together with the simulation results. The design and simulations
of a prototype 10-bit and 6-bit SAR ADC for further use in the readout electronics
of the novel pixel detector are presented in section four. In section five the prototype
pixel matrix, with the column ADCs integrated, is described. Finally, the conclusions
are given.
2 First prototype of SOI pixel detector
A first prototype of the pixel detector was designed and fabricated in 200 nm SOI Fully
Depleted Low-Leakage CMOS provided by Lapis Semiconductor Co. The principal
component of the prototype detector chip was the 32 × 32 matrix of integrating type
pixels, protected against the back-gate effect by means of the Buried P-Well layer.
Radiation induced charges accumulated on the small pixel capacitances gener-
ate signals high enough to be processed in a simple readout chain consisting of a
source follower and a switching capacitors type circuitry. The latter, built as a fully
differential network, performed the Correlated Double Sampling (CDS) [11] filtering,
reducing the kTC, the flicker and the Fixed-Pattern noise levels. The sensor was read
out in the rolling-shutter mode, where signals from subsequent rows are transferred
out without disturbing integration in other rows. The rolling shutter is the method
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Figure 2: The spectra for signal clusters of different sizes
of data acquisition in which the image is recorded by horizontally scanning across the
matrix. The advantage of this method is that the dead time of the system is shorter
than in standard ”snapshot” readout. Nevertheless, not all parts of the image are
recorded exactly at the same time.
The whole chip operation was synchronized by a common clock, which frequency,
and consequently the shortest integration period, were limited to fmax = 12.5 MHz
and Tintegr = 82 µs, respectively. This limitation, originating in a speed of output
amplifiers, determined the minimal achievable level of the parallel component of the
Equivalent Noise Charge: ENCpar =
1
2
(e · Ileak ·Tintegr), where Ileak stays for the pixel
leakage current. The total ENC measured was about 115 electrons (at 60 V bias,
Tintegr = 82 µs, room temp.), in which 56 e came from the leakage current, 34 e
from the input transistor and the rest, i.e. 94 electrons is produced in the readout
electronics (including out of chip components).
The detector chips were tested with the 241Am radioactive source. Figure 2 shows
exemplary spectres obtained for signal clusters of different sizes with Tintegr = 160 µs;
all principal energy peaks (13.9, 17.8, 20.8, 26.4 and 59.5 keV ) plus low energy Cu
peak are well distinguishable.
3 Design of new pixel sensor
3.1 Source-follower based pixels and pixels with preamplifier
Figure 3 shows the block diagram of the designed pixel sensor. It consists of two
different pixels matrices, the readout logic and the column and output amplifiers.
Each matrix contains 36 rows and 8 columns of pixels 30 × 30 µm each. The Double
SOI feature (additional Si layer) was used beneath each pixel in the matrix.
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Figure 3: The block diagram of new pixel sensor
The readout logics works in the rolling shutter mode. In figure 4 the schematic
diagrams of the designed front-end subcircuits are presented. As it is shown, the single
column consists of a set of 36 pixels which outputs are connected to the column
amplifier. The pixel matrix readout is controlled by two signals: READROW and
READCOL. In the first step theREADROW selects a single row to be read. In practice
the output capacitances of the pixel (C1 and C2) are connected to the inputs of the
columns amplifiers. In the next phase the READCOL is responsible for connecting
sequentially each column amplifier to the output amplifier. The information from
output amplifier is finally sent to an analog to digital converter (ADC) or to output
pads.
3.1.1 Source-follower based pixels
One of the matrices (Pixels type 2 in figure 3) uses a simple source-follower based
pixel readout. The pixel is very similar to the first prototype described in previous
section, although the design was optimized with regarding to signal to noise ratio.
Both the pixel sensor and the source-follower front-end are slightly modified.
3.1.2 Pixels with preamplifier
The second matrix (Pixels type 1 in figure 3) uses a new preamplifier-based front-end.
To study the effect of the Dpuble SOI feature half of the pixels in this matrix were
drawn using standard BPW/BNW layer and other half without it.
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Figure 4: The scheme of the designed front-end electronics.
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circuit
Figure 6: The pre-amplifier output volt-
age in function of collected charge
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One of the most significant enhancements, in comparison to the first prototype,
is the newly designed pre-amplifier. The main rule of the pre-amplifier is to convert
the charge collected by the sensor into the voltage information. Figure 5 shows
the scheme of the designed pre-amplifier circuit. The pre-amplifier is designed as a
telescope cascode with an additional current source for higher output resistance. The
extra current flows through the input transistor to increase its transconductance. The
pre-amplifier is designed without resistive feedback loop. It allows to set two different
gains by selecting appropriate feedback capacitance CF2. In order to eliminate the
undesired offset of the input stage, to reduce the noise and to obtain the differential
signal, the correlated double sampling (CDS) is used [11]. The CDS method is based
on two measurements performed in a short time interval. According to figure 5,
in the first phase the f1 switch is conducting and the f2 is switched off, therefore
the baseline is sampled on the C1 capacitance. Next, the f1 is switched off and f2
switch is conducting. In that case, the voltage which is a sum of the baseline voltage
and the voltage corresponding to charge collected by the sensor, is sampled on the
C2 capacitance. On figure 6 the plot of pre-amplifier output voltage in function of
collected charge, for two different gains, is presented.
Table 1: The noise analysis summary
SETTNGS ENC [e−] ENC [e−] Noise RMS [mV ] Noise RMS [mV ] Gain [µV
e− ]
using CDS using CDS
Low gain 45 42 0.93 0.88 20.3
Low gain with shot noise 226 43 4.6 0.9 20.3
High gain 36 33.7 1.4 1.3 39.4
High gain with shot noise 163 34 6.3 1.4 39.4
Since the pixel leakage current is not known apriori, for each gain the results are
presented without and with the sensor shot noise. The shot noise was estimated from
the measurements done with the first prototype, where the leakage current was on
the level of 2 pA per pixel. Table 1 presents the noise analysis summary for both
gains and for the readout performed without and with the CDS technique.
3.1.3 Column amplifier
The overriding goal in the column amplifier design is to minimize its power consump-
tion. Due to that the recycling folded cascode [12] with capacitive common mode
feedback is chosen. This architecture is presented on figure 7. The main parameters
of the described output amplifier are:
• phase matgin - 68o
• gain - 750 V
V
• GBW - 170 MHz
6
• power consumption - 72 µW
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Figure 7: A scheme of a designed column amplifier
3.2 Self-triggering pixels
A third, more complex, self-triggering type of pixel sensor was designed in view of
possible time and amplitude measurements. A small prototype matrix contains 8
rows and 4 columns of pixels 30 × 100 µm each. The Double SOI feature (additional
Si layer) was used beneath each pixel in the matrix.
The scheme block of designed self-triggering pixel is presented on figure 8. The
analog part of this pixel (pre-amplifier and CDS) are mostly the same as in the
previously described preamplifier based pixel. The new subcircuit are: a simple logic
for self-triggering, a discriminator and four flip-flops that store time of hit arrival.
There is also another logic block providing proper signals for the CDS called the
phase generator.
The idea of self-triggering pixel was to find solution dedicated for low-occupancy
issues, which are familiar for tracking systems. The standard snapshot or rolling
shutter readouts are ineffective, when approximately 99% of read out pixels do not
containt any information. The general idea of self-triggering is to provide a ”READ”
signal for the pixel which was hit and disable all other pixels. The pixel with hit is
read out and then the other one if there is anything to be read. This algorithm is
provided by the discriminator and the self-triggering logic in the proposed pixel.
In figure 9 the scheme of test matrix is shown. It is only a small prototype,
dedicated for tests and debugging of the self-triggering system. The matrix is 8×4
pixel large and each column is fully independent, so in the future it could be easily
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enlarged to the needed size. Outside the matrix there is a 4b time counter, that
provides information for whole matrix.
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Figure 8: The scheme of self-triggering pixel.
4 Design of 10-bit and 6-bit SAR ADC
The analog-to-digital conversion would be a very requested feature of the readout
ASIC. The main difficulty in implementation of the ADC is its excessive power con-
sumption. The Successive Approximation Register Analog-to-Digital Converter (SAR
ADC) is well known for its power efficiency. This feature, together with other advan-
tages of modern sub-micron technologies, makes the SAR ADC a perfect candidate
for modern readout ASICs. We are developing two ADC prototypes: a 10-bit SAR
ADC for precise amplitude measurements and a lower resolution 6-bit SAR ADC for
tracking or similar applications. The design of the 10-bit ADC is described in the
following. The 6-bit one was designed using the same architecture and the same (or
slightly modified) blocks. In figure 10 the architecture of the designed SAR ADC is
presented. It consists of four basic subcircuits:
• bootstrapped sampling switch - to sample the input voltage (Vin). The
design of this circuit is focused on increased linearity of the ADC. In order to
decrease the sampling resistance and make it independent on signal amplitude a
bootstrapped MOS switches [13] are implemented in the differential S/H input.
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Figure 9: The scheme of the self-triggering pixel matrix.
• digital-to-analog converter (DAC) - to generate and hold the voltages which
are compared with input voltages Vin+ and Vin−.
• comparator - to compare the differential outputs of DACs with Vin+ and Vin−.
A fully dynamic 3-stage comparator [14] was implemented. Withe a dynamic
comparator the designed ADC does not have any block drawing static currents
and so the ADC has zero static power consumption.
• control logic - to control the operation of the entire converter. The presented
design uses asynchronous logic, which provides significant power saving (clock
tree is not needed). The whole logic is designed using static elements to provide
more predictable behaviour.
In addition to the above mentioned functional blocks the buffers are also needed
for fast charging of DAC capacitance array. Fully differential implementation (two
DACs, two bootstrapped switches and two buffers) improves linearity of the circuit
and overall resistance to disturbances.
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Vin+
Vin-
Figure 10: The scheme of designed ADC
4.1 Capacitive DAC
The DAC converter is one of the most sensitive parts of the ADC. The differential,
segmented DAC with merge capacitor switching (MCS) scheme was implemented [15].
It allows to achieve ultra low power switching performance. The MCS scheme achieves
93.4% less switching energy as compared to the conventional SAR architecture. The
scheme of the DAC is presented in figure 11.
Figure 11: The scheme of designed DAC
The main advantage of splitting the DAC array is a possibility to bypass the
problem of relatively high minimal capacitance of mimcap available in the used SOI
CMOS technology. In the proposed design the single capacitance in DAC array is
39 fF. The DAC segmentation decreases the effective capacitance and due to that
lowers the power consumption and reduces the circuits area.
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4.2 Simulation results
In the table 2 the simulated performance results of designed 10-bit and 6-bit ADCs
are shown. The parameters with • were not simulated yet, because of convergance
problems.
Table 2: The simulated performance of 10-bit and 6-bit SAR ADC
PARAMETER 10b ADC 6b ADC
Supply voltage 1.8V
Power consumption ∼ 900 µW at 10MHz ∼ 650 µW at 20MHz
Max fsample (schematic) 20 MHz 100 MHz
Max fsample (post-layout) • 20 MHz
Input Capacitance 2pF 310fF
ENOB (schematic) 9.95 6.0
ENOB (post-layout) 9.5 (with DAC, bstp and comp) 5.98
ADC area 310 µm × 190 µm 300 µm × 50 µm
5 Self-triggering pixel matrix with column ADC
readout
In the previous sections the self-triggering pixels and ADC were described. These key
blocks were integrated, together with other digital blocks, into a small but relatively
complex pixel detector readout system shown in figure 12. The self-triggering matrix
has 4 columns each 8 pixel. One 4-bit counter provides the time information for pixels.
From each column the following information package is sent: amplitude, 4-bit time,
and position information. The amplitude signal is amplified, digitalized and all the
data from one column are stored in 3-depth FIFO. After that, there is a block that
works as a data selector: it chooses columns one by one and controls the data transfer
to one big FIFO, containing the data from whole matrix. Finally, the data are sent
to two serializators (10 bits per each) and are send out through a differential LVDS
interface. The whole system needs a set of control bits, that are provided by Slow
Control. Also the fast external clock is needed. The readout speed of whole system
was simulated up to 200MHz. Moreover, there is a one test column with analog pixel
output, that allows to control the pixel performace directly from the matrix.
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Figure 12: Block diagram of the self-triggering pixel matrix with column ADC readout
6 Conclusion
In this paper, the pixel and the readout electronics designed in 200 nm Silicon-On-
Insulator Fully-Depleted Low-Leakage CMOS, offered by Lapis Semiconductor Co., is
presented and discussed. The new pixels use few versions of newly designed front-end
electronics: the optimized source follower front-end; the charge amplifier configura-
tion, in order to obtain the lowest noise; and the self-triggering front-end, for the
most efficient readout, together with time and amplitude measurements. A small
matrices were designed for each kind of pixels. The Double SOI feature is included
in the design and will be studied as a solution against the radiation damage effects.
12
Two versions of low-power SAR ADC were also designed and described. A 10-bit
SAR ADC for precise amplitude measurements and a 6-bit version for tracking ap-
plications. All designed blocks were integrated in a prototype ASIC and submitted
to fabrication.
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